

REMOTE LINEAR RF-PECVD DEPOSITED HIGH QUALITY A-SI:H(P) LAYERS AND APPLICATION IN SI HETEROJUNCTION STRUCTURES

Y. Wu, C. Devilee, B. B. Van Aken, K. Boulif, W. J. Soppe, A. W. Weeber, L. J. Geerligts
ECN Solar Energy, PO Box 1, 1755 ZG Petten, The Netherlands

ABSTRACT: In this paper, we report on deposition and properties of high quality boron doped p-type amorphous Si (a-Si:H(p)) layers on n-type float zone Si(100) wafers by remote linear radio frequency plasma-enhanced CVD. The a-Si:H(p) layers show excellent surface passivation that is comparable to that of a-Si:H intrinsic layers (a-Si:H(i)), and high stability of the passivation when stored in the dark. Additionally, the measured dark conductivity of deposited a-Si:H(p) is increased up to $>7 \times 10^{-6}$ S/cm by annealing. In a Si heterojunction cell structure, the a-Si:H(p) layer will be the emitter on an n-type base wafer. The effective lifetime of test structures of a-Si(p)/c-Si(n)/a-Si(n) has approached 1 ms, and a high pseudo fill factor and open circuit voltage have been obtained from a SunsVoc measurement. We conclude that these a-Si:H(p) layers are very promising for the application in high performance silicon heterojunction solar cells without using an intermediate a-Si:H(i) layer.

1 INTRODUCTION

The silicon heterojunction solar cell (SHJ), with a record efficiency of 22.3% reported by Sanyo in 2007 [1], has attracted extensive attention all over the world. Recently 23% have been reached (http://www.pv-tech.org/news/_a/sanyo_a_hit_with_23_solar_cell_efficiency_record/).

So far, many efforts have been made in order to understand the role of the amorphous Si layer in the heterojunction solar cell such as: 1) modeling the surface passivation of the amorphous silicon layer on the crystalline silicon wafer to understand its fundamental physical mechanism [2]; 2) studying and engineering the electronic band structure in order to improve the charge transport across the silicon heterojunction structure [3]; 3) experimentally optimizing the amorphous silicon deposition condition aiming at a high quality layer and device [4, 5].

The SHJ process is already well-known for its outstanding properties compared to the conventional solar cell process: 1) the SHJ formation is a process carried out at low temperature ($< 200^\circ\text{C}$) with a very short deposition period; 2) doped a-Si:H for emitter and back surface field (BSF) can be produced via tuning the dopant species and deposition parameters; 3) a-Si:H(i) was demonstrated to result in excellent surface passivation [6].

High quality a-Si:H(i) thin layers (thickness of around 5 nm) play a very important role in the performance of the usual SHJ cells. To achieve such extremely thin and homogenous layers with a high surface passivation is not an easy task and the characterization of such kind of layers *ex-situ* is almost impossible due to their instability in ambient. Olibet et al. found that the surface passivation of a-Si:H(i) varied with the layer thickness and the best surface passivation was obtained at a layer thickness of 40 nm. The passivation degraded both with decreasing and increasing thickness, due to either less layer relaxation or mechanical stress respectively [7]. Therefore, for passivation, the intermediate a-Si:H(i) layer with a thickness of 5 nm is not the best choice. However, with increasing layer thickness, such insulating layers can greatly reduce the charge transport between silicon wafer and amorphous doped layer, and also increase the light absorption.

Depositing a-Si:H(p/n) directly on the Si wafer is another option but there is usually an inferior surface

passivation due to the recombination via the interface defects, which are produced by the dopant species. So far, there was only one report of succeeding in the high performance Si heterojunction cell produced without intermediate a-Si:H(i) from K. V. Maydell et al. [8].

In this work, we apply a new method, remote linear radio frequency plasma-enhanced CVD (rf-PECVD), to produce high quality a-Si:H(p) layers directly on the mono-crystalline silicon (100) wafer. It not only results in a very good surface passivation that is comparable to its intrinsic counterpart, but the layers also possess a high dark conductivity. The surface passivation of such a-Si:H(p) as a function of layer thickness and applied dopant flow rate is investigated. The lowest surface recombination velocity $S_{\text{eff}} \sim 7$ cm/s is obtained at a layer thickness of ~ 70 nm. A range of dopant gas flow rates for achieving both good surface passivation and conductivity has been defined. A stable effective lifetime (τ_{eff}) is demonstrated for a thin (~ 20 nm) a-Si:H(p) layer. The surface passivation of various cell structures is investigated and the pseudo fill factor and open circuit voltage (V_{oc}) are studied by using the SunsVoc measurement.

2 EXPERIMENTS

N-type float zone silicon (100) wafers (diam.=100 mm) with a thickness of 250 μm and a resistivity of 2.3 Ωcm were used as the substrates for the amorphous silicon layer deposition. Prior to the deposition, chemical cleaning and a short HF dip were performed. After the HF dip, the wafer is transported into the high vacuum chamber of the rf-PECVD within a short time to avoid surface degradation.

For studying the single a-Si:H(p) layer, we deposit a thin, passivating a-Si_x layer [9] on one side of the wafer by using a separate Microwave PECVD system. This assures a good surface passivation, which normally yields $\tau_{\text{eff}} > 1$ ms. The a-Si:H(p) is deposited on the other side for this study.

The a-Si:H(p) layer deposition is carried out in the p-chamber of rf-PECVD system equipped with a rf plasma source (13.56 Mhz) [10]. The PECVD chamber has a layout as shown in figure 1. This system is able to deposit layers with mild ion energy, which would not easily damage the wafer surface. Beside SiH₄ and H₂ gas, a

($B_2H_6 + H_2$) gas mixture was introduced in the deposition for the p-type doping process. The ratio B:Si was varied by tuning the gas flow rate.




Figure 1: schematic drawing of the remote linear radio frequency plasma enhanced CVD system. The web carries the wafers (face down).

In the formation of the cell structure of a-Si:H(p)/c-Si(n)/a-Si:H(n), a-Si:H(n) layers were deposited in the n-chamber of rf-PECVD system with the same plasma source. ($PH_3 + H_2$) gas mixture was used as dopant gas for the n-type doping.

Post annealing was commonly applied right after the deposition in our experiments. It was performed in a conventional box furnace in air. The τ_{eff} was measured by the Sinton WT 120 in the transient mode and it was extracted at a charge carrier density of $10^{15}/cm^3$. The stability of surface passivation as a function of time was measured for a thin a-Si:H(p) layer (~20nm), which was kept in the dark and in the air. *ex-situ* ellipsometry (SE850, Sentech Instrument GmbH) was used to determine the amorphous nature of the deposited layers. The dark conductivity measurement was carried out by the two probe method using a Keithley 595 Quasistatic CV Meter. The conductivity samples were simultaneously deposited on glass substrates; coplanar aluminum contacts were later evaporated by using the e-beam. To quantify the SHJ p/n/n cell structures, ITO layers were sputtered on both front and rear sides of wafer and a Ag layer was sputtered on the rear side as the back contact. SunsVoc measurements resulted in the pseudo fill factor and open circuit voltage (V_{oc}).

3 RESULTS AND DISCUSSIONS

Figure 2 plots the surface recombination velocity S of the a-Si:H(p) layers on Si(100) as a function of layer thickness. As shown in the inset of figure 2 (upper), the samples include a-Si:H(p) layer deposited on the front side of wafer and a high quality SiNx layer deposited on the rear side of wafer, which can secure a very good surface passivation. The recombination velocity is converted from measured τ_{eff} and is approximated by the equation $\frac{1}{\tau_{eff}} = \frac{1}{\tau_{bulk}} + \frac{2S}{W}$, in which τ_{bulk} is the bulk

lifetime assumed to be infinite; S is the recombination velocity and W is the wafer thickness. S is thus




Figure 2: surface recombination velocity of annealed a-Si:H(p) layers as function of layer thickness (upper); dark conductivity obtained for the same a-Si:H(p) layers as function of layer thickness (lower).

practically the average of the respective S of the SiNx and the a-Si(p):H. It is noticed that the smallest recombination velocity is obtained for the layer with a thickness of ~70 nm. Furthermore, it shows a comparable surface passivation to that of the a-Si:H(i) layer reported by Olibet et al. [11]. When reducing the layer thickness down to 20 nm, the recombination velocity increases to 2 times higher than that at 70 nm indicating the degradation of the surface passivation for thinner a-Si:H(p) layer. This shows a similar trend as the behavior of a-Si:H(i) and it is attributed to the insufficient relaxation of the thin layer [7]. In the lower part of figure 2, the dark conductivity has been extracted by using two probe measurements. Clearly, all the results are well above 1×10^{-5} S/cm strongly demonstrating that the deposited layers are effectively doped.




Figure 3: typical amorphous layer property is demonstrated from the ellipsometry measurement of the dielectric constant (imaginary part) as a function of wavelength.

To investigate the structure of the deposited layer, we applied an *ex-situ* ellipsometry measurement. As shown in figure 3, layers with high τ_{eff} show the typical curve for amorphous Si. However, for the one with very low $\tau_{eff} = 35 \mu s$, as shown by the blue dashed curve, a crystalline-like step is found. These results are well consistent with previous ellipsometry studies [12,13].

Stability of surface passivation as function of time is another important issue because it can strongly impact to the performance of heterojunction solar cells. In this study, the surface passivation stability was investigated by means of measuring the τ_{eff} for an annealed a-Si:H(p) layer with a thickness of ~ 20 nm, which does not have any protecting capping layer and is stored in the dark, and in air. τ_{eff} was measured after every 10 days as shown in figure 4. Only slight fluctuations of the measured lifetime of less than 5% are noticed. There is no obvious degradation of surface passivation for the deposited thin a-Si:H(p) layer even for more than a month after the initial annealing. So far, we don't have the results concerning to the passivation stability of such kind of p-layer storing under the light yet.




Figure 4: investigation of lifetime stability of deposited a-Si:H(p).

The influence of the dopant flow rate in the deposition on the surface passivation was also studied. The surface recombination velocity and dark conductivity after the annealing process, plotted as a function of dopant gas flow rate, are indicated in figure 5. The surface recombination velocity and dark conductivity both decrease with reduced flow rate of dopant gas.




Figure 5: surface recombination velocity and dark conductivity of a-Si:H(p) [thickness = 50 nm] are indicated as function of applied dopant gas flow rate.

These results qualitatively suggest that reducing the dopant concentration in the deposited layer can suppress the density of defects which induce charge recombination

at the interface. However, with a too low flow rate (i.e. < 15 sccm), although the surface passivation is enhanced, there is a large decrease of the dark conductivity of deposited a-Si:H(p). Based on these results, we suggest that: 1) with very low flow rate in terms of very low dopant concentration, a higher quality amorphous layer, which is comparable to the a-Si:H(i), can be achieved. This is possibly assisted by the so called “microdoping”, which may cause the field effect passivation at the interface [2]; 2) to achieve a reliable surface passivation and good conductivity simultaneously for the deposited a-Si:H(p) layer, a compromise doping process should be considered.




Figure 6: schematic drawing of stack layer 1 and corresponding minority charge carrier lifetime (upper); schematic drawing of stack layer 2 and corresponding minority charge carrier lifetime (lower).

High quality doped a-Si:H(p) layers with and without a-Si:H(i) buffer layers were deposited as an emitter on the polished front surfaces of n-type float zone Si(100) wafer as shown in the schematic drawings of figure 6. An a-Si:H(n) layer was deposited on the rear side of wafer as BSF, also with and without intrinsic buffer layer. Stack 1 is formed by a-Si:H(p) / a-Si:H(i) / c-Si(n) / a-Si:H(i) / a-Si:H(n) and stack 2 is formed by a-Si:H(p) / c-Si(n) / a-Si:H(n). The a-Si:H(i) layers in stack 1 were introduced to improve the passivation and produced separately in either n or p chamber; the doped layers were deposited on top without breaking the chamber vacuum. The surface passivation quality of each stack is indicated accordingly in figure 6. A better surface passivation ($\tau_{eff} = 1.0$ ms) is observed for stack 2 than for stack 1 ($\tau_{eff} = 0.74$ ms). The

surface passivation achieved for stack 2 is comparable to the single a-Si:H(p) shown in figure 4 indicating a consistent layer quality. The lower surface passivation for stack 1 is apparently related to the very thin (~5 nm) a-Si:H(i) layer.

In table I, we compare the dark conductivity measured for single a-Si:H(p) layers with the a-Si:H(p)/a-Si:H(i) stack. After annealing, the conductivity is increased for both cases, but the conductivity of the i/p stack is about 2-3 orders of magnitudes lower than those of the single a-Si:H(p) layers. This indicates that the conductivity can be greatly improved by removing the intermediate a-Si:H(i) layer. Whilst still keeping a good surface passivation, such kind of a-Si:H(p) layer will be favored for the device fabrication.

	σ_{Dark} (S/cm) before anneal	σ_{Dark} (S/cm) after anneal
p-layer 1 [20nm]	2.0E-7	8.3E-6
p-layer 2 [20nm]	7.2E-7	3.7E-5
i[5nm]/p[15nm]	1.0E-9	6.8E-8

Table I: dark conductivity measured on a-Si:H(p) layer and on a-Si:H(p) / a-Si:H (i) stack.

By using the SunsVoc measurement, we further demonstrate the advantages of depositing the a-Si:H(p) layer directly on the Si wafer. In figure 7, pseudo J-V




Figure 7: J-V curve is plotted for stack 1 (upper) & 2 (lower) respectively and the extracted pseudo fill factor is shown.

curves show the high quality silicon heterojunction without indicating any obvious shunt for both kinds of the stack layers. Pseudo fill factor and V_{oc} are extracted

by averaging measurements on 5 different points on the wafers. As seen in figure 7, a high V_{oc} (> 670 mV) has been obtained for both stacks. It indicates that the surface passivation of both stack layers is still good after ITO deposition and Ag back contact deposition. A much higher pseudo fill factor $FF = 0.84$ is obtained for stack 2 than that (pseudo $FF = 0.80$) of stack 1. These results indicate that the stack layer without intermediate a-Si:H(i) has a better behavior than the one with the a-Si:H(i) when neglecting the series resistance. Hence, we believe, also in the real solar cell, a better performance will be achieved on the stack layer 2 since it has also been demonstrated to have a better conductivity in the doped layers, and contact resistance can be expected to be further reduced in the absence of intrinsic buffer layers[14].

4 CONCLUSIONS

High quality a-Si:H(p) layer has been successfully deposited directly on the n-type float zone Si(100) wafer using remote linear rf-PECVD. The thin a-Si:H(p) layer (~20 nm) results in an effective surface passivation, which is comparable to that of the conventionally used a-Si:H (i) layer. It also shows stability of the good surface passivation with time, in the dark, and in air. Furthermore, the conductivity of the a-Si:H(p) layer has been greatly improved by annealing without losing the high surface passivation property. This indicates a potentially reliable application of the a-Si:H(p) layer for the silicon heterojunction solar cell resulting in a better conversion efficiency performance. Future studies will mainly be focused on front contact optimization and series resistance improvement.

5 ACKNOWLEDGEMENT

We acknowledge the financial support by SenterNovem, for QCpassi, project no EOSLT 03011.

6 REFERENCES

- [1] S. Taira, Y. Yoshimine, T. Baba, M. Taguchi, T. Kinoshita, H. Sakata, E. Maruyama, M. Tanaka, 22nd, EPSEC, Milan, Italy, 3-7 September, 2007.
- [2] S. Olibet, E. Vallat-Sauvain, C. Balif, Phys. Rev. B, Vol 76, 2007, pp. 035326.
- [3] T.H. Wang, M.R. Page, E. Iwaniczko, D.H. Levi, Y. Yan, H.M. Branz and Q. Wang, 14th workshop on crystalline silicon solar cells and module, Winter Park, Colorado, August 8-11, 2004.
- [4] T.H. Wang, E. Iwaniczko, M.R. Page, D.H. Levi, Y. Yan, H.M. Branz, Q. Wang, Thin Solid Film, Vol. 501, 2006, pp. 284.
- [5] H. Fujiwara and M. Kondo, Appl. Phys. Lett. Vol. 90, 2007, pp. 013503.
- [6] J. Pankove and M. L. Tarnag, Appl. Phys. Lett. Vol. 34, 1979, pp.156.
- [7] S. Olibet, PhD thesis "Properties of interface in amorphous / crystalline silicon heterojunction", 2009, pp. 117.
- [8] K.V. Maydell, E. Conrad and M. Schmidt, Prog. in Photovolt: Res. Appl. Vol 14, 2006, pp.289.

- [9] W. Soppe, H. Rieffe, A. Weeber, Prog. in Photovolt: Res. Appl. Vol.13, 2005, pp551.
- [10] H. Schlemm, M. Fritzsche, D. Roth, Surf & Coat. Tech., Vol. 200, 2005, pp958.
- [11] S. Olibet, E. vallat-Sauvain and C. Ballif, 21st, European Photovoltaic Conference, Dresden, Germany, September 2006.
- [12] D. Levi, E. Iwaniczko, M. Page, Q. Wang, H. Branz and T. Wang, IEEE 4th world conference on Photovoltaic Energy Conversion, May 7-12, 2006.
- [13] H. Fujiwara and M. Kondo, Appl. Phys. Lett. Vol. 86, 2005, pp032112.
- [14] S. Olibet, PhD thesis "Properties of interface in amorphous / crystalline silicon heterojunction", 2009, pp. 32-35.